

LTPS LCD Specification

Customer	
Description	2" TFT LCD Module
Model Name	EK020THEG1(带铁框)
Date	2013/04/23
Revision	01

Customer Approval	
Date	

Engineering			
Check	Date	Prepared	Date

Table of Contents

NO.	Item	Page
	Cover Sheet	
	Table of Contents	
	Record of Revision	
1	Features	
2	General Specifications	
3	Input / Output Terminals	
4	Absolute Maximum Ratings	
5	Electrical Characteristics	
6	Timing Chart	
7	Power Sequence	
8	Optical Characteristics	
9	Reliability	
10	Handling Cautions	
11	Mechanical Drawing	

[illegible]

1. FEATURES

The 2.0" LCD module is the active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is applied with vertical and horizontal drivers built on the panel.

Both of horizontal and vertical scan are reversible and controlled by the serial interface commands.

The product is designed for the requirement of the green product, and the specification complies with Toppoly's "Green Product Chemical Substance Specification Standard Hand Book".

2. GENERAL SPECIFICATIONS

Item	Description	Unit
Display Size (Diagonal)	2.0	Inch
Display Type	Transmissive	-
Active Area (HxV)	40.6 x 30.48	mm
Number of Dots (HxV)	640 x 240	Dot
Dot Pitch (HxV)	0.0635 x 0.127	mm
Color Arrangement	RGB Delta	-
Color Numbers	16Million	-
Outline Dimension (HxVxT)	46.1 x 40.96 x 2.53*	mm
Weight	--	G
Panel surface treatment	AR (2%)	-

*Exclude FPC and protrusions.

3. INPUT/OUTPUT TERMINALS

3.1 TFT LCD Panel


Recommend connector:

Compatible with ENTERY 6600-G39N-03L

Pin	Symbol	I/O	Description	Remark
1	CP3	C	Capacitor for power setting	
2	CP4	C	Capacitor for power setting	
3	CP5	C	Capacitor for charge pump	
4	CP6	C	Capacitor for charge pump	
5	CP7	C	Capacitor for charge pump	
6	CP8	C	Capacitor for charge pump	
7	DUMMY	--	Dummy	
8	DUMMY	--	Dummy	
9	PCD	C	Capacitor for pre-charge data signal high	
10	VCOML	C	Capacitor for VCOM low	
11	VCOMH	C	Capacitor for VCOM high	
12	AGND	--	Analog ground	
13	DUMMY	--	Dummy	
14	AVDD	C	Regulation capacitor for analog voltage	
15	CP1	C	Capacitor for charge pump	
16	CP2	C	Capacitor for charge pump	
17	PWM	O	Power transistor gate signal for the boost converter	
18	FB	I	Main boost regulator feedback input.	
19	LED-	--	LED power: cathode	Note 1
20	DUMMY	--	Dummy	
21	DUMMY	--	Dummy	
22	LED+	--	LED power: anode	Note 1
23	GND	--	Ground	
24	VCC	--	Power supply for digital circuit and charge pump circuit	
25	VSYNC	I	Vertical sync input. Negative polarity	
26	HSYNC	I	Horizontal sync input. Negative polarity	
27	DCLK	I	Clock signal, latch data onto line latches at the rising edge	
28	DIN0	I	Data input	
29	DIN1	I	Data input	
30	DIN2	I	Data input	
31	DIN3	I	Data input	

32	DIN4	I	Data input	
33	DIN5	I	Data input	
34	DIN6	I	Data input	
35	DIN7	I	Data input	
36	SDA	I/O	Serial interface data line	
37	SCL	I	Serial interface clock line	
38	SCEN	I	Serial interface chip enable line	
39	SHDB	I	Shutdown input	Note 2
40	GREST	I	System reset pin	Note 3

Note 1: The figure below shows the connection of backlight LED.



Note 2: SHDB

Pull High: Sleep mode is controlled by register setting. (address: 0x04)

Pull Low: Panel is in sleep mode


Note 3: GRSET

IC internal pulled high (250kohm)

软件调试注意事项：

- 1：Initial Panel完成的时候必须将SDA/SCL维持在Low，SCEN维持在High.
- 2：如果出现重影现象，请调整R5寄存器中bit3-bit6
- 3：如果出现无显示或者画面不正常，需要在CLK上增加一个18-100PF的电容，

3.2 Application Circuit



Pad Name	Capacitor value (uF)	Voltage proof value (V)	Material	Remark
CP1-CP2	2.2	16	Tantalum	
CP3	1	10	X5R	
CP4	1	16	X5R	
CP5-CP7	0.22	10	X5R	
CP6-CP8	0.22	16	X5R	
PCD	2.2	10	X5R	
VcomH	2.2	10	X5R	
VcomL	2.2	10	X5R	
AVDD	2.2	16	Tantalum	

4. ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

Item	Symbol	MIN	MAX	Unit	Remark
Logic Power Supply Voltage	V _{CC}	-0.5	4.5	V	
Input Signal Voltage	V _{IN1}	0	V _{CC}	V	VD, HD, DCLK, DIN[0:7], SDA, SCL, SCEN, SHDB, GRESTB
Back Light Forward Current	I _F	--	46	mA	
Operating Temperature	T _{OPR}	0	+60	°C	
Storage Temperature	T _{STG}	-30	+80	°C	

5. ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

GND=0V, Ta=25°C

Item		Symbol	MIN	TYP	MAX	Unit	Remark
Power Supply Voltage		V _{CC}	3.0	3.3	3.6	V	Note 5-1
Input Signal Voltage	Low Level	V _{IL}	GND	-	0.2x V _{CC} *	V	VD, HD, DCLK, DIN[0:7], SDA, SCL, SCEN, SHDB, GRESTD
	High Level	V _{IH}	0.8x V _{CC} *	-	V _{CC} *	V	
Panel Power Consumption		W _P	-	50	60	mW	

V_{CC}* =V_{CC}(TYP)

Note 5-1: The V_{CC} power is provided for overall panel module supply voltage.


5.2 Driving Backlight

Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F	36	40	44	mA	
Forward Current Voltage	V _F	2.8	3.0	3.2	V	
Backlight Power Consumption	W _{BL}	100.8	120	140.8	mW	

6. TIMING CHART

6.1 Serial RGB Dummy Mode and Serial YUV 4:2:2 Mode: Horizontal



(1) YUV Mode: ITUR601-NTSC

Item	Symbol	MIN	TYP	MAX	Unit
Dot Clock Frequency	DCLK	-	27	-	MHz
Horizontal Display Active	Display Area	-	1440	-	DCLK
Horizontal Line	t_h	-	1716	-	DCLK
HSYNC Pulse Width	t_{hpw}	1	1	-	DCLK
Horizontal Back Porch	t_{hb}	-	240	-	DCLK
Horizontal Front Porch	t_{hfp}	-	36	-	DCLK
Horizontal Dummy Time	t_{hdm}	--	4	--	DCLK


(2) YUV Mode: ITUR601-PAL

Item	Symbol	MIN	TYP	MAX	Unit
Dot Clock Frequency	DCLK	-	27	-	MHz
Horizontal Display Active	Display Area	-	1440	-	DCLK
Horizontal Line	t_h	-	1728	-	DCLK
HSYNC Pulse Width	t_{hpw}	1	1	-	DCLK
Horizontal Back Porch	t_{hb}	-	240	-	DCLK
Horizontal Front Porch	t_{hfp}	-	48	-	DCLK
Horizontal Dummy Time	t_{hdm}	--	4	--	DCLK


(3) RGB Dummy Mode

Item		Symbol	MIN	TYP	MAX	Unit
Dot Clock Frequency	QVGA	DCLK	-	25	-	MHz
	NTSC		-	24.54	-	
	PAL		-	24.38	-	
Horizontal Display Active		Display Area	-	1280	-	DCLK
Horizontal Line		t_h	-	1560	-	DCLK
HSYNC Pulse Width		t_{hpw}	-	1	-	DCLK
Horizontal Back Porch		t_{hb}	-	240	-	DCLK
Horizontal Front Porch		t_{hfp}	-	40	-	DCLK
Horizontal Dummy Time		t_{hdm}	--	4	--	DCLK

6.2 Serial RGB Dummy Mode and Serial YUV 4:2:2 Mode: Vertical



Non-interlace Mode



Interlace Mode

(1) Non-Interlace Mode: NTSC/QVGA

Item	Symbol	MIN	TYP	MAX	Unit
Vertical Display Active	t_{vd}	-	240	-	Line
Vertical Total Time	t_v	-	262	-	Line
VSYNC Pulse Width	t_{vpw}	1	1	-	DCLK
Vertical Back Porch	Odd Field	t_{vbo}	-	21	Line
	Even Field	t_{vbe}	-	21	Line
Vertical Front Porch	Odd Field	t_{vfpo}	-	1	Line
	Even Field	t_{vfpe}	-	1	Line
Vertical Dummy Time	t_{vdm}	-	0	-	Line

(2) Non-Interlace Mode: PAL

Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display Active		t_{vd}	-	288	-	Line
Vertical Total Time		t_v	-	312	-	Line
VSYNC Pulse Width		t_{vpw}	1	1	-	DCLK
Vertical Back Porch	Odd Field	t_{vbo}	-	24	-	Line
	Even Field	t_{vbe}	-	24	-	Line
Vertical Front Porch	Odd Field	t_{vpo}	-	0	-	Line
	Even Field	t_{vpe}	-	0	-	Line
Vertical Dummy Time		t_{vdm}	-	0	-	Line


(3) Interlace Mode: NTSC/QVGA

Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display Active		t_{vd}	-	240	-	Line
Vertical Total Time		t_v	-	262.5	-	Line
VSYNC Pulse Width		t_{vpw}	1	1	-	DCLK
Vertical Back Porch	Odd Field	t_{vbo}	-	21	-	Line
	Even Field	t_{vbe}	-	21.5	-	Line
Vertical Front Porch	Odd Field	t_{vpo}	-	1.5	-	Line
	Even Field	t_{vpe}	-	1	-	Line
Vertical Dummy Time		t_{vdm}	-	0	-	Line

(4) Interlace Mode: PAL



Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display Active		t_{vd}	-	288	-	Line
Vertical Total Time		t_v	-	312.5	-	Line
VSYNC Pulse Width		t_{vpw}	1	1	-	DCLK
Vertical Back Porch	Odd Field	t_{vbo}	-	24	-	Line
	Even Field	t_{vbe}	-	24.5	-	Line
Vertical Front Porch	Odd Field	t_{vpo}	-	0.5	-	Line
	Even Field	t_{vpe}	-	0	-	Line
Vertical Dummy		t_{vdm}	-	0	-	Line

6.3 Through Mode: Horizontal



Item	Symbol	MIN	TYP	MAX	Unit
Dot Clock Period	DCLK		12.90		MHz
Horizontal Display Active	Display Area	-	640	-	DCLK
Horizontal Line	t_h	-	820	-	DCLK
HSYNC Pulse Width	t_{hpw}	1	1	-	DCLK
Horizontal Back Porch	t_{hb}	-	117	-	DCLK
Horizontal Front Porch	t_{hfp}	-	63	-	DCLK
Horizontal Dummy Time	t_{hdm}	--	4	--	DCLK

6.4 Through Mode: Vertical




(1) Non-Interlace Mode

Item	Symbol	MIN	TYP	MAX	Unit
Vertical Display Active	t_{vd}	-	240	-	Line
Vertical Total Time	t_v	-	262	-	Line
VSYNC Pulse Width	t_{vpw}	1	1	-	DCLK
Vertical Back Porch	Odd Field	t_{vbo}	14	-	Line
	Even Field	t_{vbe}	14	-	Line
Vertical Front Porch	Odd Field	t_{vfpo}	8	-	Line
	Even Field	t_{vfpe}	8	-	Line
Vertical Dummy Time	t_{vdm}	-	0	-	Line

(2) Interlace Mode


Item	Symbol	MIN	TYP	MAX	Unit
Vertical Display Active	t_{vd}	-	240	-	Line
Vertical Total Time	t_v	-	262.5	-	Line
VSYNC Pulse Width	t_{vpw}	1	1	-	DCLK
Vertical Back Porch	Odd Field	t_{vbo}	-	14	Line
	Even Field	t_{vbe}	-	14.5	Line
Vertical Front Porch	Odd Field	t_{vfpo}	-	8.5	Line
	Even Field	t_{vfpe}	-	8	Line
Vertical Dummy Time	t_{vdm}	-	0	-	Line

6.5 Setup Time and Hold Time



Item	Symbol	MIN	TYP	MAX	Unit
DCLK Duty Ratio	-	40	-	60	%
Data Setup Time	t_{ds}	12	-	-	ns
Data Hold Time	t_{dh}	12	-	-	ns
Control Signal Setup Time	t_{ss}	12	-	-	ns
Control Signal Hold Time	t_{sh}	12	-	-	ns

6.6 Serial Interface Timing



Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Data Setup Time	t_{S0}	SCEN to SCL	150	-	-	ns
	t_{S1}	SDA to SCL	150	-	-	ns
Data Hold Time	t_{H0}	SCEN to SCL	150	-	-	ns
	t_{H1}	SDA to SCL	150	-	-	ns
Pulse width	t_{W1L}	SCL pulse width	160	-	-	ns
	t_{W1H}	SCL pulse width	160	-	-	ns
	t_{W2}	SCEN pulse width	1.0	-	-	us
Clock Duty	-	SCL duty ratio	40	50	60	%

7. POWER SEQUENCE

7.1 Power on to normal mode sequence

Power on (low power mode, global reset) to normal mode sequence

Step1 : Wait VCC go stable and then send Normal command by 3 wire.


Step2 : Before turn on VCC, the VD/HD/DCLK input signal must keep still until $T_{pwr}(2ms)$.

Step3 : AVDD will start when second VD coming.


Step4 : CP_CLK will start when third VD coming.

Step5 : Panel Control Signal and Normal DOUT will start when ninth VD coming.

Start6 : PWM control signal will start when eleventh VD coming.



7.2 Normal mode to power off sequence



8. OPTICAL CHARACTERISTICS

8.1 Optical Specification

Ta=25°C

Item		Symbol	Condition	MIN	TYP	MAX	Unit	Remarks
Viewing Angles		θ_{11}	$CR \geq 10$	30	40	-	Degree	Note 8-1
		θ_{12}		30	40	-		
		θ_{21}		10	20	-		
		θ_{22}		40	50	-		
Contrast Ratio		CR	$\theta = 0^\circ$	200	300	-		Note 8-2
Response Time	Rising	Tr			13	20	ms	Note 8-3
	Falling	Tf			22	30		
Luminance ($I_F = 25\text{mA}$)		L		300	350	-	cd/m ²	Note 8-4
Chromaticity	White	x _w		0.25	0.29	0.33		Note 8-5
		y _w		0.27	0.31	0.35		

8.2 Basic Measure Conditions

(1) Driving voltage

VCC= 3.3 V


(2) Ambient Temperature: Ta=25°C

(3) Testing Point: Measure in the display center point and the test angle $\theta = 0^\circ$


(4) LED Current: $I_F = 40\text{mA}$.

(5) Testing Facility

Environmental illumination: $\leq 1\text{ Lux}$



Note 8-1: Viewing angle diagrams:




Note 8-2: Contrast Ratio:

Contrast ratio is measured in optimum common electrode voltage.

$$CR = \frac{\text{Luminance with white image}}{\text{Luminance with black image}}$$

Note 8-3: Definition of response time:



Note 8-4: Luminance:

Test Point: Display Center

Note 8-5: Chromaticity: The same test condition as Note 8-4.

9. RELIABILITY

No	Test Item	Condition
1	High Temperature Operation	Ta=+60°C, 240hrs
2	High Temperature & High Humidity Operation	Ta=+40°C, 95% RH, 240hrs
3	Low Temperature Operation	Ta=0°C, 240hrs
4	High Temperature Storage (non-operation)	Ta=+80°C, 240hrs
5	Low Temperature Storage (non-operation)	Ta=-30°C, 240hrs
6	Thermal Shock (non-operation)	-30°C $\longleftrightarrow$ 80°C, 50 cycles 30 min 30 min
7	Surface Discharge (non-operation)	C=150pF, R=330Ω; Discharge: Air: ±15kV; Contact: ±8kV 5 times / Point; 5 Points / Panel
8	Vibration (non-operation)	Frequency: 10~55Hz; Amplitude: 1.5mm Sweep Time: 11min Test Time: 2 hrs for each direction of X, Y, Z
9	Shock (non-operation)	Acceleration: 100G; Period: 6ms Directions: ±X, ±Y, ±Z; Cycles: Twice
10	Surface pressure test	Surface Pressing points (5 points) Holding time: 30 sec With a smooth diameter 12.7 mm rubber head F=30N without failure

* Ta: Ambient Temperature

* For environment stress test, the image quality guarantee after recover time 2 hours at ambient environment.

11. MECHANICAL DRAWING

